Abstract-The design and analysis of analog circuit application on CMOS technology are a challenge in deep sub-micrometer process. This paper is a study on the performance value of Double Gate (DG) Metal Oxide Semiconductor Field Effect Transistor (MOSFET) with Gate Stack and the channel engineering Single Halo (SH), Double Halo (DH). Four different structures have been analysed keeping channel length constant. The short channel parameters and different sub-threshold analog figures of merit (FOMs) are analysed. This work extensively provides the device structures which may be applicable for high speed switching and low power consumption application.
I. INTRODUCTION
The intensive downscaling forces aggressive increase in transistor density and performance, leading to more chip functionality at higher speed. Due to close proximity between source and drain the gate electrode loses the control of the potential distribution and current flow in the channel region, results undesirable effects called short channel effects (SCEs) [1, 2] . So device designers do number of innovative techniques which include different device structures, gate stack (with high-k gate oxide over SiO 2 ), and different channel engineering to enhance the performance value of the smaller device. As per the International Technology Roadmap for Semiconductors (ITRS) the semiconductor industries migrate from geometrical scaling to equivalent scaling. Equivalent scaling targets to improve performance through innovative design, which typically allows for non-digital functionalities (e.g. Analog and RF communication) in circuit design [3] .
Silicon-on Insulator (SOI) technology allow digital CMOS scaling based on multi gate architecture, and also provides a unique platform for analog and RF integration due to its impressive isolation and high frequency performance functionality. DG MOSFETs will probably be planar, extremely thin for volume inversion and fabricated with a bonding technology as reported in Scott Thompson et al. and G. K. Cellera et al. [4, 5] . As CMOS scaling approaches the limit the DG-MOSFET has its ability to be scaled to sub 100 nm with better performance, excellent SCEs immunity, higher drain current, volume inversion (VI), higher trans-conductance and steeper sub-threshold slope have been reported by various studies [6] [7] [8] [9] [10] [11] [12] [13] . Scaling down improves cut off frequency due to the reduction of supply voltage the analog performance degrades due to SCEs. Efficient Gate Engineering & Channel Engineering for sub-100nm devices are a major challenge reported by Bin Yu et al. and Biswajit Ray et al. [13, 14] .. In the past few years, the local high doping concentration in the channel near source/drain junctions have been implemented via lateral channel engineering, e.g. halo or pocket implants. Single halo MOSFET structures have been introduced for bulk as well as for SOI MOSFETs [16] [17] [18] to adjust the threshold voltage and to improve the device SCEs.
However, continual gate oxide scaling requires high k gate dielectric, for suppressing the leakage current with thinning of gate oxide layer and gate oxide stack have been proposed by C. Hu and H. S. P. Wong [20, 21] . The high -k gate stack also improve SCEs like (drain induced barrier lowering (DIBL) and hot carrier effects (HCEs), channel length modulation (CLM)) and increase drive current to leakage current ratio (I on /I off ) in sub-100 nm regime as reported in various studies [22] [23] [24] .
The SCEs tend to degrade analog FOMs such as transconductance (g m ), early voltage (V EA ), g m /I d ratio is the trans-conductance generation (TGF) and intrinsic dc gain (g m /g d ). Moreover, V EA and TGF are key analog FOM of a technology, as they show the efficiency of the devices to convert dc power into ac frequency and gain performance [15] . In this paper, A device is considered with high-k materials as gate stack and an extensive study was made by taking DH (lateral symmetric channel) & SH (lateral asymmetric channel) techniques to verify the effects on FOM. The channel is differently doped near the source & drain regions to reduce the width of the depletion region in the vicinity of the junctions. In effect, this reduces sub threshold leakage current and increases output conductance. The effect of DH and SH on electron mobility and electron velocity are also studied. The impact of halo doping on cut off frequency which is an important FOM for high frequency circuit application is studied. A model for the nanoscale fully depleted GS-DG-MOSFET is successfully simulated and studied.
Section II shows the device architecture with different channel doping profiles of this work. Section III described about the simulation procedure using the commercially available device simulation software ATLAS TM . Section IV shows the extracted results with discussion for digital and analog/RF circuit application. Section V is the conclusion. between four different cases of the calibrated model [25] as given in Table 1 .
II. DEVICE STRUCTURE

III. SIMULATION
According to ITRS for 40 nm gate length the drain bias is fixed at V DD = 1.0V [1] . To study the analog performance the simulation performed with drain to source voltage V DS = 0.5V and with varying gate to source voltage V GS = 0V -to-1.0V. To study the surface potential, e-mobility and e-velocity along the channel we have taken the cutline at 2 nm below the top gate across the x-axis of all the devices. In Figs. 2, 6 , and 7 the lateral position 0.06 μm in x-axis indicates the center of the channel of all the structures. To obtain accurate results for MOSFET simulation we need to account for the mobility degradation that occurs inside inversion layers. The degradation normally occurs as a result of the higher surface scattering near the semiconductor to insulator interface. So, in the simulation, the inversionlayer Lombardi constant voltage and temperature (CVT) mobility model is used, that takes into account the effect of transverse fields along with doping and temperature dependent parameters of the mobility. The ShockleyRead-Hall (SRH) model simulates the leakage currents that exist due to thermal generation. Electrons in thermal equilibrium at given temperature with a semiconductor lattice obey Fermi-Dirac statistics. The use of Boltzmann statistics is normally justified in semiconductor device theory, but Fermi-Dirac statistics are necessary to account for certain properties of very highly doped (degenerate) materials. The model Fermi-Dirac uses a Rational Chebyshev approximation that gives results close to the exact values. The Auger recombination models for minority carrier recombination have been used. Furthermore, we chose Gummel's method (or the decoupled method) which performs a Gummel iteration for Newton solution [25] . In the simulation all the structure junctions assumed as abrupt, the biasing conditions considered at room temperature T=25 o C.
IV. RESULTS & DISCUSSION
Potential
The surface potential along the channel for D-1 to D-4 with V DS = 0.5V, 1V and V GS = 0V to 1V in step of 0.025V shown in Fig. 2 . The Halo effect in the transistor shows a minute increase of potential due to the abrupt change of doping profile compared with D-1. The increase of surface potential at abrupt doping profile junction reduces the electric field resulting in smaller DIBL and HCEs, which are the major effects in the case of the short channel devices. The less potential at the drain side in D-3 implies the reduction of electric field and reduces DIBL, drain conductance (g d ), which in turn improves analog circuit performance of the device.
Device Scalability
Threshold voltage (V th ), sub-threshold swing (SS), DIBL, on-state drive current (I on ), off-state leakage current (I off ), I on /I off ratio are the important characterization under device scalability. Also the study of electron mobility and electron velocity are done.
The threshold voltage is somewhat more for halo implanted structures as compared to others because of the variation in doping profile. The V th is the extracted value of V GS at drain current reaches to1e10 -6 A. In D1case V th is nearly equal to 0.207V whereas in other three cases 0.215V as shown in Fig. 3 .
MOSFET designed for low power consumption and high speed nanoscale digital application is the operation of the device at the sub-threshold regime. The subthreshold current or leakage current affects dynamic circuits. A steep SS is desirable for switching operation, which can be mathematically given by [26] .
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In Fig. 3 D-2 and D-4 case shows higher SS which provides larger amounts of drive current in saturation regime, due to improved carrier transport efficiency. The Fig. 4 shows the device parameters DIBL, I on , I off and I on /I off ratio for different cases.
As we know:
The DIBL calculated as V th at V DS =0. 
From the above relation, in order to minimize the off current either we can increase the threshold voltage or decrease the SS value. Therefore, a little increase in threshold voltage gives rise to low off current for the same halo implanted structures which are given in Tables  2 and 3 . The improvement in I off due to the DH, but the deteriorated I on does not offer scalability of the device. It is observed that in case of D-3 the I on /I off ratio is increased, but DIBL is highest and I on is lowest. Fig. 5 show the simulated electron mobility along the channel position for various device structures. The model D-4 with halo doping gives high electron mobility as they show low electric field in the channel region because electron mobility is inversely proportional to the electric field. Fig. 6 is the electron velocity along the channel shows that additional higher electron velocity in D-3 and D-4 case, so carrier will travel more quickly. Therefore the carrier transport efficiency is enhanced resulting in improved analog performance. But in D-3 case the Fig. 5 . Electron Mobility (µ n ) along the channel. Fig. 6 . Electron Velocity along the channel. Fig. 4 . DIBL, I on , I off and I on /I off for various cases. electron velocity is decreased towards the drain side.
Analog and High Frequency Performance
The important characteristics for the design of analog integrated circuit are drain current (I d ), trans-conductance (g m ), output conductance (g d ), dc intrinsic gain (A v ), early voltage (V EA ), trans-conductance-to-drain current ratio otherwise known as trans-conductance generation factor (TGF), cut off frequency (f T ) [27] .
In Fig. 7 I D -V GS transfer characteristics and g m -V GS have been shown different structural cases. The halo doping on both, the source and drain end, show a lower drain current because higher doping concentration reduces the surface mobility.
The value of g m and g d are extracted by taking the derivative of I D -V GS curve and I D -V DS respectively. The Fig. 8 show that the output trans-conductance decreases in sub-threshold regime, with application of halo doping. So the gain is increased at sub-threshold region. The output trans-conductance merges for all other cases in saturation region. The parameter TGF also viewed as available gain per unit value of power dissipation. TGF is maximum at weak inversion and degrades severely at strong inversion regime as shown in Fig. 9 . The TGF for all the cases merge and no improvement or degradation of the performance is observed. The improved effective mobility of inversion carriers for halo doping improves the device performance. The structures having halo doped exhibits low output conductance in saturation. As the device D-2 shows lowest output conductance (shown in Fig. 8 In the 2-D device simulator all the capacitances are extracted from the small signal ac device simulation at a frequency of 1 MHz. Fig. 10 shows the intrinsic capacitances (C gs and C gd ) as a function of V GS for both sub-threshold or weak inversion and super-threshold or strong inversion regions. As shown in figure, in the subthreshold regime, the intrinsic capacitance parameters have very low values and then increase slowly; however, in the super-threshold region, the values increase swiftly. This is because of the increase in the fringing field lines emanating from the gate edges. The C gs of all the devices is more or less equal in saturation region. The larger value of C gd result in case of D-3 and D-4 device due to capacitance coupling between the drain and gate electrode.
Cut-off frequency f T is one of the most important parameters for evaluating the high frequency performance of the device. Generally, f T is the frequency when the current gain is unity can be calculated as [25, 27] .
( )
From Fig. 11 , the variations of f T can be observed with respect to V GS for different structures. Here, the maximum value of f T same in super threshold region except D-3.
The measured performance is summarized in Tables 2  and 3 .
V. CONCLUSIONS
This work gives a close comparative study about various halo implanted structures on DG MOSFET platform. The design and simulation on NMOS electrical characteristics with analog FOMs has been successfully studied using device simulation software ATLAS 
